

### Deep learning on FPGAs for L1 trigger and Data Acquisition

UCL HEP Seminar, January 11, 2019

Javier Duarte, Sergo Jindariani, Ben Kreis, Ryan Rivera, Nhan Tran (Fermilab) Jennifer Ngadiuba, Maurizio Pierini (CERN) Edward Kreinar (Hawkeye 360) Phil Harris, Song Han (MIT) Zhenbin Wu (University of Illinois at Chicago)





# The challenge: triggering at LHC

The LHC big data problem

Extreme bunch crossing frequency of 40 MHz  $\rightarrow$  extreme data rates O(100 TB/s) "Triggering" = filter events to reduce data rates to manageable levels



# The challenge: triggering at HL-LHC

The LHC big data problem

Extreme bunch crossing frequency of 40 MHz  $\rightarrow$  extreme data rates O(100 TB/s) "Triggering" = filter events to reduce data rates to manageable levels

Squeeze the beams to increase data rates → multiple pp collisions per bunch crossing (pileup)

> 2016: <PU> ~ 20-50 2017 + Run 3: <PU> ~ 50-80 HL-LHC: 140-200

CHALLENGE: maintain physics in increasingly complex collision environment

→ <u>untriggered events lost forever!</u>

Sophisticated techniques needed to preserve the physics!

# A typical trigger system

Triggering typically performed in multiple stages @ ATLAS and CMS



Absorbs 100s TB/s

Trigger decision to be made in O(µs) Latencies require all-FPGA design Computing farm for detailed analysis of the full event Latency O(100 ms)

For HL-LHC upgrade: latency and output rates will increase by ~ 3 (ex: for CMS 3.8  $\rightarrow$  12.5 µs @ L1)

# New trigger algorithms



#### Particle-flow algorithm @ L1



# New trigger algorithms



# New trigger algorithms





ML methods typically employed in offline analysis or longer latency trigger tasks

Many successes in HEP: identification of bquark jets, Higgs candidates, particle energy regression, analysis selections, ....





#### ML algorithms used offline for

- \* improving Higgs mass resolution with particle energy regression
- \* enhancing signal/background discrimination

trigger tasks

Many successes in HEP: identification of bquark jets, Higgs candidates, particle energy regression, analysis selections, ....



# Muon reconstruction @ L1

First implementation of a ML algo for CMS L1 trigger on FPGAs [\*]

A BDT is used to improve the momentum of muons in the forward region of the detector

based on curvature angles in the magnetic fields  $(\Delta \varphi, \Delta \theta)$  and few other variables

Prediction of BDT for every possible input stored into pre-computed 1.2 GB Look-Up Table (LUT) on FPGA

Achieved reduction of background rates by factor 3 w/o efficiency losses

Usage of LUTs does not scale nicely with ML algo complexity  $\rightarrow$  quickly use all resources

### Can we improve this approach?

[\*] http://cds.cern.ch/record/2290188/files/CR2017\_357.pdf?version=1





# The rise of specialized hardware for ML



GPUs excell at parallel processing Good for complex NN training of huge amount of data! Notoriously power-hungry

# Sub-optimal for fast and simple NN inference

Optimize resources utilization for less intensive tasks

# The rise of specialized hardware for ML



GPUs excell at parallel processing Good for complex NN training of huge amount of data! Notoriously power-hungry

# Sub-optimal for fast and simple NN inference

Optimize resources utilization for less intensive tasks

New developments in FPGAs and ASICs making #RealTimeAI possible!

### The rise of specialized hardware for ML

Custom AI hardware for Google on the cloud

Google Tensor Processing Unit

Intel Arria 10 already at cloud scale for Microsoft Bing, Azure, etc..

> New developments in FPGAs and ASICs making #RealTimeAl possible!

### What are FPGAs?

Field Programmable Gate Arrays are reprogrammable integrated circuits

Contain array of logic cells used to configure low level operations (bit masking, shifting, addition)

### **FPGA** diagram





Jennifer Ngadiuba - hls4ml: deep neural networks in FPGAs

### What are FPGAs?

Field Programmable Gate Arrays are reprogrammable integrated circuits

Contain array of logic cells used to configure low level operations (bit masking, shifting, addition)

### **FPGA** diagram





Also contain embedded components:

#### **Digital Signal Processors (DSPs):** logic units used for multiplications

Random-access memories (RAMs): embedded memory elements

### What are FPGAs?

Field Programmable Gate Arrays are reprogrammable integrated circuits

Contain array of **logic cells** embedded with **DSPs**, **BRAMs**, etc.

High speed input/output to handle the large bandwith

Support highly parallel algorithm implementations

**Low power** (relative to CPU/GPU)



### **FPGA** diagram

![](_page_19_Figure_8.jpeg)

**Digital Signal Processors (DSPs):** logic units used for multiplications

Random-access memories (RAMs): embedded memory elements

Flip-flops (FF) and look up tables (LUTs) for additions

# How are FPGAs programmed?

![](_page_20_Figure_1.jpeg)

[\*] https://www.xilinx.com/support/documentation/sw\_manuals/xilinx2014\_1/ug902-vivado-high-level-synthesis.pdf

### Machine learning & FPGAs

FPGAs used broadly across particle physics experiments for DAQ and trigger development

becoming more accessible thanks to use of HLS the hardware structures maps nicely onto ML architectures early adoption of ML algorithms for L1 trigger uses BDT

#### Extensive literature on deep learning in FPGAs

11.01.201

mainly targeting acceleration of large networks, relaxed latency constraints support of ML architectures in Keras/TensorFlow, Caffe, Torch

This is the first dedicated study on inference of deep neural networks in FPGAs for low-latency application arxiv.1804.06913

deep neural networ

### Neural network inference

![](_page_22_Figure_1.jpeg)

### Neural network inference

![](_page_23_Figure_1.jpeg)

![](_page_24_Picture_0.jpeg)

# tudy: jet tagging

iscrimination between highly energetic (boosted)

![](_page_24_Figure_3.jpeg)

### Jet substructure features

\_\_\_ q

W

\_\_\_\_ z 🗔 t **ECFs** 

0.3

100

80

Multiplicity

120

140

0.4

🗖 z

0.2

 $N_2^{\beta=1}$ 

### Jet substructure observables provide large discrimination power between these types of jets

mass, multipliticity, energy correlation functions, ... (computed with FastJet [\*])

![](_page_25_Figure_3.jpeg)

One more case:  $H \rightarrow bb$  discrimination vs  $W/Z \rightarrow qq$  requires more "raw" inputs for b-tagging information

11.01.2019

Jennifer Ngadiuba - hls4ml: deep neural networks in FPGAs

# Case study: jet tagging

- We train (on GPU) a five output multi-classifier: sample of events with two boosted WW/ ZZ/tt/qq/gg anti-k<sub>T</sub> jets, generated with Madgraph and showered with Pythia8
- Fully connected neural network with **16 expert inputs**:
  - Relu activation function for intermediate layers
  - Softmax activation function for output layer

![](_page_26_Figure_5.jpeg)

![](_page_26_Figure_6.jpeg)

AUC = area under ROC curve (100% is perfect, 20% is random)

### Efficient NN design for FPGAs

### FPGAs provide huge flexibility

Performance depends on how well you take advantage of this

Constraints: Input bandwidth FPGA resources Latency

We have three handles:

- compression: reduce number of synapses or neurons
- **quantization:** reduces the precision of the calculations (inputs, weights, biases)
- **parallelization**: tune how much to parallelize to make the inference faster/slower versus FPGA resources

### Efficient NN design for FPGAs

### FPGAs provide huge flexibility

Performance depends on how well you take advantage of this

Constraints: Input bandwidth FPGA resources Latency

We have three handles:

- compression: reduce number of synapses or neurons
- **quantization:** reduces the precision of the calculations (inputs, weights, biases)
- **parallelization**: tune how much to parallelize to make the inference faster/slower versus FPGA resources

- Iterative approach:
  - train with L1 regularization (loss function augmented with penalty term):

$$L_{\lambda}(\vec{w}) = L(\vec{w}) + \lambda ||\vec{w}_1||$$

- sort the weights based on the value relative to the max value of the weights in that layer

![](_page_29_Figure_5.jpeg)

- Iterative approach:
  - train with L1 regularization (loss function augmented with penalty term):

$$L_{\lambda}(\vec{w}) = L(\vec{w}) + \lambda ||\vec{w}_1||$$

- sort the weights based on the value relative to the max value of the weights in that layer
- prune weights falling below a certain percentile and retrain

![](_page_30_Figure_6.jpeg)

Jennifer Ngadiuba - hls4ml: deep neural networks in FPGAs

### Prune and repeat the train for 7 iterations

![](_page_31_Figure_2.jpeg)

### Prune and repeat the train for 7 iterations

![](_page_32_Figure_2.jpeg)

Jennifer Ngadiuba - hls4ml: deep neural networks in FPGAs

### Efficient NN design for FPGAs

### FPGAs provide huge flexibility

Performance depends on how well you take advantage of this

Constraints: Input bandwidth FPGA resources Latency

We have three handles:

- compression: reduce number of synapses or neurons
- **quantization:** reduces the precision of the calculations (inputs, weights, biases)
- **parallelization**: tune how much to parallelize to make the inference faster/slower versus FPGA resources

# Efficient NN design: quantization

- In FPGAs use fixed point data types → less resources and latency than 32-bit floating point
- NN inputs, weights, biases, outputs represented as **ap\_fixed<width,integer>**

![](_page_34_Figure_3.jpeg)

### Efficient NN design for FPGAs

### FPGAs provide huge flexibility

Performance depends on how well you take advantage of this

Constraints: Input bandwidth FPGA resources Latency

We have three handles:

- compression: reduce number of synapses or neurons
- **quantization:** reduces the precision of the calculations (inputs, weights, biases)
- **parallelization**: tune how much to parallelize to make the inference faster/slower versus FPGA resources

# Efficient NN design: parallelization

- Trade-off between latency and FPGA resource usage determined by the parallelization of the calculations in each layer
- Configure the "reuse factor" = number of times a multiplier is used to do a computation

![](_page_36_Figure_3.jpeg)

Reuse factor: how much to parallelize operations in a hidden layer

Compression, Quantization, and Parallelization made easy in

### high level synthesis for machine learning

![](_page_37_Figure_2.jpeg)

![](_page_38_Picture_0.jpeg)

![](_page_38_Figure_1.jpeg)

- IOType: parallelize or serialize
- ReuseFactor: how much to parallelize
- DefaultPrecision: inputs, weights, biases

![](_page_38_Picture_5.jpeg)

![](_page_39_Picture_0.jpeg)

![](_page_39_Figure_1.jpeg)

![](_page_39_Picture_2.jpeg)

### Study details

### GOAL

Map out FPGA performance, resource usage and latency versus compression, quantization, and parallelization hyperparameters

### SETUP

Xilinx Vivado 2017.2

HLS target clock frequency: 200 MHz (5 clocks/BX)

Kintex Ultrascale, xcku115-flvb2104-2-i

• 1.4M logic cells, 5,520 DSPs, 1.3M FFs, 700k LUTs, 2200 BRAMs

### RESULTS

First examine resource usage coming from HLS estimate

Then discuss the exact resources given by the final implementation

# Efficient NN design: quantization

ap\_fixed<width,integer>
0101.1011101010

width

fractional

- Quantify the performance of the classifier with the AUC
- Expected AUC = AUC achieved by 32-bit floating point inference of the neural network

![](_page_41_Figure_4.jpeg)

integer

![](_page_42_Figure_1.jpeg)

70% compression ~ 70% fewer DSPs

![](_page_42_Picture_3.jpeg)

- DSPs (used for multiplication) are often limiting resource
  - maximum use when fully parallelized
  - DSPs have a max size for input (e.g. 27x18 bits), so number of DSPs per multiplication changes with precision

### Parallelization: DSPs usage

![](_page_43_Figure_1.jpeg)

### Parallelization: Timing

#### Latency of layer m

$$L_m = L_{\text{mult}} + (R - 1) \times II_{\text{mult}} + L_{\text{activ}}$$

![](_page_44_Figure_3.jpeg)

### Other resources: FFs and LUTs

![](_page_45_Figure_1.jpeg)

Fairly linear increase with precision

Small percentage of total available

Spikes present at steep transitions in LUTs usage as artifacts of HLS synthesis

Not observed in implementation Found also dependence on Vivado HLS version

11.01.2019

Jennifer Ngadiuba - hls4ml: deep neural networks in FPGAs

### Firmware implementation

- Final implementation gives actual resource usage and timing estimate
  - how optimal is the HLS design?
- Power usage increases with precision, it goes down for less throughput (higher reuse factor)

![](_page_46_Figure_4.jpeg)

# Firmware implementation

- Final implementation gives actual resource usage and timing estimate
  - how optimal is the HLS design?
- Power usage increases with precision, it goes down for less throughput (higher reuse factor)

- Implement a 1-layer NN, simply routing all firmware block's inputs and outputs to FPGA available pins
- HLS estimate on resource usage are conservative
  - DSPs usage agree well below DSP precision transition (27 bit), implementation does further optimization
  - FFs and LUTs overestimated by a factor 2-4

![](_page_47_Figure_8.jpeg)

![](_page_48_Picture_0.jpeg)

![](_page_49_Figure_1.jpeg)

What can we do in < us on one FPGA?

![](_page_50_Figure_1.jpeg)

### Heterogeneous computing with co-processors

# Offload a CPU from the computational heavy parts to a FPGA "accelerator"

Increased computational speed of 10x-100x Reduced system size of 10x Reduced power consumption of 10x-100x

### Increasing popularity of co-processor systems

CPU+FPGA / CPU+GPU / CPU+TPU / ... Common setup for FPGA connects to CPU through PCI-express

#### Intel<sup>®</sup> Programmable Acceleration Card with Intel Arria<sup>®</sup> 10 GX FPGA

![](_page_51_Figure_6.jpeg)

Use case @ LHC to accelerate slow algorithms (ex: tracking) and ML inference for HLT and offline analysis

Ongoing R&D on heterogeneous computing on-site (@CERN) and on commercial clouds (Microsoft Brainwave, Amazon Web Services, Google TPU cloud)

![](_page_52_Picture_0.jpeg)

# goes to the cloud

![](_page_52_Picture_2.jpeg)

![](_page_52_Picture_3.jpeg)

- Amazon Web Service provides co-processor CPU+FPGA systems with Xilinx Virtex Ultrascale+ VU9P
- Xilinx SDAccel development environment allows the development/running of connected FPGA kernels and CPU processes
  - any FPGA application defined in HLS, OpenCL, or VHDL/Verilog can be accelerated
- hls4ml project only needs to be wrapped to provide specific I/O ports configuration for SDAccel to interface properly
- Succesfully accelerated 1D CNN example project on AWS F1: 10 four-channel inputs, 3 convolutional layers, 2 dense layers, 5 outputs → *latency 116 ns*

![](_page_52_Figure_9.jpeg)

### hls4ml: other NN architectures

#### Convolutional Neural Networks

- active implementation of small Conv1D and Conv2D with hls4ml
- resources reuse and compression supported
- work is ongoing to ensure large scale networks

#### • Boosted Decision Tree (work in progress)

- each node in decision tree compares element against a threshold → boolean logic, thresholds in LUT, suitable for FPGA
- each tree is independent  $\rightarrow$  high parallelization

#### • Binary/Ternary Neural Networks (work in progress)

- weights are binary/ternary in the inference =  $\pm 1,0$
- ternary NN does not need pruning/compression
- similar performance and latency with 0% DSPs used

#### • Recurrent NN and LSTM under testing (work in progress)

![](_page_53_Figure_13.jpeg)

### Summary

![](_page_54_Picture_1.jpeg)

Introduced a new software/firmware package hls4ml

Automated translation of everyday machine learning inference into firmware in ~ minutes

Tunable configuration for optimization of your use case

First application is single FPGA, <1 us latency for L1 trigger or DAQ

Explore also applications for acceleration with CPU-FPGA co-processors for long latency trigger tasks

For more info https://hls-fpga-machine-learning.github.io/hls4ml/ https://arxiv.org/abs/1804.06913

Jennifer Ngadiuba - hls4ml: deep neural networks in FPGAs

![](_page_55_Picture_0.jpeg)

Physik-Institut

### How to do ultrafast Deep Neural Network inference on FPGAs

6. February 2019 Physik Institut - Universität Zürich

![](_page_55_Picture_5.jpeg)

A key component in autonomous vehicle and low-latency triggering systems, learn how FPGAs do real-time DNN inference in this hands-on course. Topics include:

- Model compression and quantization
- High-level synthesis
- Firmware implementation
- Model acceleration on cloud FPGAs

Lecturers: Dr. Jennifer Ngadiuba (CERN) Dr. Dylan Rankin (MIT)

Registration and further info at indico.cern.ch/e/FPGA4HEP

<u>Organizers</u>: Thea Årrestad (UZH) Jennifer Ngadiuba (CERN) Dylan Rankin (MIT) Maurizio Pierini (CERN) Ben Kilminster (UZH) We accept few more registrations until January 18th!