



#### Track-triggering at CMS for the High-Luminosity LHC

Louise Skinnari (Cornell University)

UCL HEP Seminar, April 7, 2017



#### Luminosity

#### CMS Peak Luminosity Per Day, pp









#### Motivation



#### • Higgs boson

- Precision measurements of properties & couplings
- Rare decays
- Di-Higgs searches to measure Higgs self-coupling





#### Motivation



- Detailed studies of possible discovered new particles at the LHC
- Extend discovery reach in searches for SUSY & other BSM scenarios
- Search for rare SM processes, possibly enhanced by BSM physics



## The price for high luminosity



Simulated event display with average pileup of 140



**PILEUP:** number of overlapping interactions (expected average ~200)

**Particularly challenging for trigger system!** 

#### The price for high luminosity



Simulated event display with average pileup of 140



**PILEUP: number of overlapping interactions (expected average ~200)** 

#### **Particularly challenging for trigger system!**

# **CMS trigger system**





Which collision events to read out & store for offline analysis?

- L1 trigger
  - Hardware-based, implemented in custom-built electronics
  - Muon & calorimeter information with reduced granularity

#### High-Level Trigger (HLT)

- Software-based, executed on large computing farms
- Tracking & full detector granularity



### Why tracking @ L1?



- With HL-LHC, event rates would exceed what can be read out at L1
- *Physics goals* rely on excellent detector performance & trigger capabilities
  - Must allow triggering on objects at electroweak scale!

• Typical handle to control event rates at trigger level -- momentum thresholds

Increasing thresholds limits physics potential + alone insufficient!



#### Using tracking @ L1



Example 1: Muons -- combine track with L1 muon object



Sharpened  $p_{T}$  threshold  $\rightarrow$  significant rate reductions

#### Using tracking @ L1

Example 2: Jets -- use nearby tracks to identify vertex position





10<sup>6</sup>

10<sup>5</sup>

10<sup>4</sup>

 $10^{3}$ 

10<sup>2</sup>

ate (kHz)

#### ... how?

### **CMS tracker for HL-LHC**



- New all silicon outer tracker + inner pixel detector
  - Increased granularity for HL-LHC occupancies
  - Tracking in hardware trigger

Reconstruct trajectories of charged particles with  $p_T > 2$  (3) GeV



### **CMS tracker for HL-LHC**



- New all silicon outer tracker + inner pixel detector
  - Increased granularity for HL-LHC occupancies
  - Tracking in hardware trigger

Reconstruct trajectories of charged particles with  $p_T > 2$  (3) GeV



results shown today based on earlier version of geometry with flat barrel

#### p<sub>T</sub> modules



 Modules provide p<sub>T</sub> discrimination in FE electronics through hit correlations between closely spaced sensors

#### PS modules (pixel-strip)

- Top sensor: 2x2.5 cm strips, 100 µm pitch
- Bottom sensor: 1.5 mm x 100 µm pixels



#### **2S modules** (strip-strip)

- Strip sensors 10x10 cm<sup>2</sup>
- 2x5 cm long strips, 90 µm pitch



- Stubs: Correlated pairs of clusters, consistent with ≥ 2 GeV track
  - Data reduction at trigger readout
  - Stubs form input to track finding



## **HL-LHC conditions**

- 40 million bunch crossings / second, each on average 200 interactions
- ~33 charged particles from minbias events @ 14 TeV
  - ► 6600 charged particles / bunch crossing!
  - ~180 tracks with  $p_T > 2$  GeV per event







#### Challenges



- **Combinatorics**  $\Rightarrow$  15-20K input stubs / BX
- **Data volumes**  $\Rightarrow$  up to ~50 Tbits/s
- L1 trigger decision within 12.5  $\mu$ s (\*)  $\Rightarrow$  time available for track finding  $\sim 4 \mu$ s

- A track-trigger operating at 40 MHz with <10 µs latency has never been built!
  - **CDF:** L2 with lower input rate & less dense environment
  - **ATLAS FTK:** After L1 with lower input rate & longer latency

### Track trigger strategy





- Parallelization
- Divide tracker in segments in  $\phi$  / z
- Time-multiplexed systems -- process several BX simultaneously
- Different approaches to attack combinatorics & occupancies

## **CMS track triggering**





R&D efforts ongoing -different approaches for handling occupancies & combinatorics







#### **Tracklet method**

#### Tracklet approach



- Minimal hardware system based on commercial FPGAs
  - Off-the-shelf hardware
  - ► Ever-increasing capability + programming flexibility → ideal for fast track finding

- Tracklet algorithm
  - Road search algorithm
  - Few (simple) calculations
  - Parallelized processing in time & space
  - Naturally pipelined implementation
  - Operates at a fixed latency -- truncate if necessary



#### Tracklet algorithm: Seeding



- Seed by forming tracklets
  - Pairs of stubs in adjacent layers/disks
  - Initial tracklet parameters from stubs + beamspot constraint
  - Consistent with  $p_T > 2 \text{ GeV}$



#### Tracklet algorithm: Seedin

- Seed by forming tracklets
  - Pairs of stubs in adjacent layers/disks
  - Initial tracklet parameters from stubs + beamspot constraint
  - Consistent with  $p_T > 2 \text{ GeV}$



Seed multiple times in *parallel* to ensure good coverage & redundancy



#### Tracklet algorithm: Project



- Project tracklets to other layers & disks to search for matching stubs
- Use predefined search windows
- Project both inside-out & outside-in

projections to different layers/disks done in parallel!



#### Tracklet algorithm: Fit



- Perform track fit of stubs matched to trajectory
- Linearized  $\chi^2$  fit
- Gives final track parameters
  - ▶ рт, η, ф₀, ∠₀
  - Optionally d<sub>0</sub>



## Tracklet algorithm: Duplicate Removal



- A given track can be found many times due to seeding in multiple pairs of layers
  - Ensures high efficiency
- Remove duplicates based on shared stubs
  - Compare pairs of tracks & count # independent / shared stubs



### Tracking performance

- Efficiency as function of η for single particles (e/μ/π)
- High efficiencies achieved
- Minimal impact from truncation







#### **Tracking performance**



- $\sigma(z_0) \sim 1 \text{ mm}$  for wide range of  $\eta$  thanks to PS modules
- σ(p<sub>T</sub>)/p<sub>T</sub> ~ 1% at central η for high-p<sub>T</sub> track



- Already good enough resolution for trigger
- Known degradation from using too few bits in certain points of calculations, can be corrected

#### ... how to implement this?

# Algorithm implementation

![](_page_30_Picture_1.jpeg)

- Simulations of method
  - Floating-point simulation (C++)
  - Integer emulation of firmware (C++)
  - FPGA firmware simulation (Vivado)
- Hardware implementation
  - Currently implemented in firmware as two projects (half barrel vs hybrid+disks)

![](_page_30_Figure_8.jpeg)

- System replicated for parallel data processing
- Divide detector in φ sectors
  - ▶ Tracks with p<sub>T</sub> > 2 GeV span max. 2 sectors
  - Dedicated processing board for each sector
- System time multiplexed by factor 6
  - ▶ New event every 150 ns
- Tracklet formation within sector, projections to neighboring sectors sent there for stub matching

![](_page_31_Picture_8.jpeg)

![](_page_31_Picture_10.jpeg)

- System replicated for parallel data processing
- Divide detector in φ sectors
  - Tracks with  $p_T > 2$  GeV span max. 2 sectors
  - Dedicated processing board for each sector
- System time multiplexed by factor 6

New event every 150 ns

 Tracklet formation within sector, projections to neighboring sectors sent there for stub matching

![](_page_32_Figure_8.jpeg)

500

0

-500

-1000

![](_page_32_Picture_9.jpeg)

![](_page_32_Picture_11.jpeg)

 $28 \phi$  sectors

- System replicated for parallel data processing
- Divide detector in φ sectors
  - Tracks with  $p_T > 2$  GeV span max. 2 sectors
  - Dedicated processing board for each sector
- System time multiplexed by factor 4-8
  - New event every 100-200 ns
- Tracklet formation within sector, projections to neighboring sectors sent there for stub matching

![](_page_33_Figure_8.jpeg)

- System replicated for parallel data processing
- Divide detector in  $\phi$  sectors
  - Tracks with  $p_T > 2$  GeV span max. 2 sectors
  - Dedicated processing board for each sector
- System time multiplexed by factor 6
  - New event every 150 ns
- Tracklet formation within sector, projections to neighboring sectors sent there for stub matching

![](_page_34_Picture_9.jpeg)

![](_page_34_Figure_10.jpeg)

## **Challenge of combinatorics**

![](_page_35_Picture_1.jpeg)

- Main challenge -- combinatorics in forming tracklets & matching projections
- Subdivide layers & sector into smaller units to allow parallel processing

![](_page_35_Figure_4.jpeg)

![](_page_36_Picture_1.jpeg)

![](_page_36_Figure_2.jpeg)

**STUB** INPUT Stub

![](_page_37_Picture_1.jpeg)

memories processing modules

![](_page_37_Figure_4.jpeg)

![](_page_38_Picture_1.jpeg)

memories processing modules **STUB INPUT** Stub Forming Projection tracklets transmission organization to neighbors

![](_page_39_Picture_1.jpeg)

![](_page_39_Figure_2.jpeg)

![](_page_40_Picture_1.jpeg)

![](_page_40_Figure_2.jpeg)

![](_page_41_Picture_1.jpeg)

![](_page_41_Figure_2.jpeg)

![](_page_42_Picture_1.jpeg)

![](_page_42_Figure_2.jpeg)

![](_page_43_Picture_1.jpeg)

![](_page_43_Figure_2.jpeg)

#### Demonstrator

![](_page_44_Picture_1.jpeg)

- Demonstrate that full tracking chain meets required performance within available latency
  - For final system process each sector with a single (future) FPGA
  - 2016 demonstrator
    - *φ* sector for barrel vs hybrid+disk projects
- Process many simulated events in sequence

![](_page_44_Figure_7.jpeg)

#### **Demonstrator hardware**

- Sector boards for demonstrator -- **µTCA boards** 
  - Xilinix Virtex-7 FPGA + Zynq chip for outside communication
  - AMC13 card provides central clock distribution

![](_page_45_Picture_4.jpeg)

Boards developed by University of Wisconsin

#### Test stand @ CERN

![](_page_45_Picture_6.jpeg)

![](_page_45_Picture_7.jpeg)

#### **Demonstrator results**

![](_page_46_Picture_1.jpeg)

 $\checkmark$  C++ emulation vs firmware implementation:

- single µ: 100% agreement

✓ 100% agreement between board output & Vivado firmware simulation

![](_page_46_Figure_3.jpeg)

47

### Latency measurement

![](_page_47_Picture_1.jpeg)

- A full end-to-end latency measurement done using clock counter
  - 240 MHz clock (same as processing clock)
  - Implemented on input emulator board
- First track out latency: 800 clks = <u>3.33 μs</u>
- Well within budget (4µs)!

![](_page_47_Figure_7.jpeg)

- Compare with latency model
  - Each processing step has fixed latency =>  $3.35 \ \mu s$
  - ▶ In good agreement with measured latency (3 clks / 0.38% difference)

#### Summary

### Conclusions

![](_page_49_Picture_1.jpeg)

- Incorporating tracking in L1 trigger critical to achieve required rate reductions for CMS at HL-LHC
- Highly challenging -- track triggering on this scale never implemented before
  - Aggressive R&D efforts ongoing
  - System demonstrators in 2016 show feasibility of the systems
- One of these efforts: tracklet approach
  - Road search algorithm using commercial FPGAs
  - Manage data volume & combinatorics -- segmentation & parallel processing
  - Feasibility demonstrated!
    - Implemented on Virtex-7 FPGAs with 3.33 µs latency
  - Ongoing work
    - Improvements to improve load balancing & reduce latency even further
    - Migrate to new tracker geometry